| Inputs |   | Output |   |
|--------|---|--------|---|
| X      | у | Z      |   |
| L      | L | Н      |   |
| L      | H | H      | y |
| H      | L | H      |   |
| H      | H | L      |   |

Fig. 10-1 Positive Logic NAND Gate

| Inputs |   | Output |   |
|--------|---|--------|---|
| x      | у | Z      |   |
| L      | L | Н      |   |
| L      | H | L      | у |
| H      | L | L      |   |
| H      | H | L      |   |

Fig. 10-2 Positive Logic NOR Gate







Fig. 10-4 Measurement of Propagation Delay



Fig. 10-5 Signals for Evaluating Noise Margin



Fig. 10-6 Silicon npn Transistor Characteristics



(b) Diode graphic symbol

(c) Diode characteristic

Fig. 10-7 Silicon Diode Symbol and Characteristic



Fig. 10-8 RTL Basic NOR Gate



Fig. 10-9 DTL Basic NAND Gate



Fig. 10-10 Modified DTL Gate



Fig. 10-11 Open-Collector TTL Gate



Fig. 10-12 Wired-AND of two Open-Collector (oc) Gates, Y = (AB + CD)'



Fig. 10-13 Open-Collector Gates Forming a Common Bus Line



Fig. 10-14 TTL Gate with Totem-Pole Output







(c) Circuit diagram for the three-state inverter of (b)

© 2002 Prentice Hall, Inc. M. Morris Mano **DIGITAL DESIGN,** 3e.

Fig. 10-16 Three-State TTL Gate



Fig. 10-17 ECL Basic Gate



(a) Single gate

(b) Wired combination of two gates

Fig. 10-18 Graphic Symbols of ECL Gates



Fig. 10-19 Basic Structure of MOS Transistor



Fig. 10-20 Symbols for MOS Transistors



Fig. 10-21 *n*-channel MOS Logic Circuits



Fig. 10-22 CMOS Logic Circuits



Fig. 10-23 CMOS inverter



Fig. 10-24 Transmission Gate (TG)



Fig. 10-25 Bilateral Switch



Fig. 10-26 Exclusive-OR Constructed with Transmission Gates



Fig. 10-27 Multiplexer with Transmission Gates

