

Fig. 11-1 Digital Gates in IC Packages with Identification Numbers and Pin Assignments










Fig. 11-1(cond) Digital Gates in IC Packages with Identification Numbers and Pin Assignments



(a) Internal circuit diagram



(b) Physical layout (NC: no connection)



(c) Schematic diagram

Fig. 11-2 IC Type 7493 Ripple Counter




Fig. 11-3 Binary Counter




Fig. 11-4 BCD Counter





Fig. 11-5 Waveforms for NAND Gate





Fig. 11-6 Logic Diagram for Experiment 3



Truth table

Inputs				Outputs							
<i>G</i>	<i>C</i>	<i>B</i>	<i>A</i>	2Y0	2Y1	2Y2	2Y3	1Y0	1Y1	1Y2	1Y3
1	X	X	X	1	1	1	1	1	1	1	1
0	0	0	0	0	1	1	1	1	1	1	1
0	0	0	1	1	0	1	1	1	1	1	1
0	0	1	0	1	1	0	1	1	1	1	1
0	0	1	1	1	1	1	0	1	1	1	1
0	1	0	0	1	1	1	1	0	1	1	1
0	1	0	1	1	1	1	1	1	0	1	1
0	1	1	0	1	1	1	1	1	1	0	1
0	1	1	1	1	1	1	1	1	1	1	0

Fig. 11-7 IC Type 74155 Connected as a 3 × 8 Decoder





Fig. 11-8 BCD-to-Seven-Segment Decoder (7447) and Seven-Segment Display (7730)



Function table

Strobe <i>S</i>	Select			Output <i>Y</i>
	<i>C</i>	<i>B</i>	<i>A</i>	
1	<i>X</i>	<i>X</i>	<i>X</i>	0
0	0	0	0	<i>D0</i>
0	0	0	1	<i>D1</i>
0	0	1	0	<i>D2</i>
0	0	1	1	<i>D3</i>
0	1	0	0	<i>D4</i>
0	1	0	1	<i>D5</i>
0	1	1	0	<i>D6</i>
0	1	1	1	<i>D7</i>

Fig. 11-9 IC Type 74151 8 × 1 Multiplexer




Fig. 11-10 IC Type 7483 4-Bit Binary Adder






Fig. 11-11 4-Bit Adder-Subtractor





$V_{cc} = \text{pin } 5$
 $GND = \text{pin } 13$

Function table

Inputs					Outputs	
Preset	Clear	Clock	J	K	Q	Q'
0	1	X	X	X	1	0
1	0	X	X	X	0	1
0	0	X	X	X	1	1
1	1		0	0	No change	
1	1		0	1	0	1
1	1		1	0	1	0
1	1		1	1	Toggle	

Fig. 11-12 IC Type 7476 Dual JK Master-Slave Flip-Flops



$V_{cc} = \text{pin } 14$
 $GND = \text{pin } 7$

Function table

Inputs				Outputs	
Preset	Clear	Clock	D	Q	Q'
0	1	X	X	1	0
1	0	X	X	0	1
0	0	X	X	1	1
1	1	\uparrow	0	0	1
1	1	\uparrow	1	1	0
1	1	0	X	No change	

Fig. 11-13 IC Type 7474 Dual D Positive-Edge-Triggered Flip-Flops






Fig. 11-14 State Diagram for Experiment 9



Function table

Clear	Clock	Load	Count	Function
0	<i>X</i>	<i>X</i>	<i>X</i>	Clear outputs to 0
1	↑	0	<i>X</i>	Load input data
1	↑	1	1	Count to next binary value
1	↑	1	0	No change in output


Fig. 11-15 IC Type 74161 Binary Counter with Parallel Load



Function table


Clear	Shift/ load	Clock	J	\overline{K}	Serial input	Function
0	X	X	X	X	X	Asynchronous clear
1	X	0	X	X	X	No change in output
1	0	\uparrow	X	X	X	Load input data
1	1	\uparrow	0	0	0	Shift from QA toward QD , $QA = 0$
1	1	\uparrow	1	1	1	Shift from QA toward QD , $QA = 1$

Fig. 11-16 IC Type 74195 Shift Register with Parallel Load




Function table

Strobe	Select	Data outputs Y
1	X	All 0's
0	0	Select data inputs A
0	1	Select data inputs B



Function table

<i>CS</i>	<i>WE</i>	Operation	Data outputs
0	0	Write	High impedance
0	1	Read	Complement of selected word
1	<i>X</i>	Disable	High impedance



Function table

Clear	Clock	Mode		Function
		S1	S0	
0	X	X	X	Clear outputs to 0
1	↑	0	0	No change in output
1	↑	0	1	Shift right in the direction from QA to QD. SIR to QA
1	↑	1	0	Shift left in the direction from QD to QA. SIL to QD
1	↑	1	1	Parallel-load input data




Fig. 11-20 Lamp Handball Logic Diagram




Fig. 11-21 IC Type 72555 Timer Connected as a Clock-Pulse Generator




Fig. 11-22 Output Waveform for Clock Generator






Fig. 11-23 Block Diagram of a Parallel Adder for Experiment 16



(a) Datapath block program



- $T_1:$ $A \leftarrow 0, C \leftarrow 0, P \leftarrow 0, Q \leftarrow \text{Multiplier}$
- $T_2:$ $P \leftarrow P + 1$
- $T_2Q_0:$ $A \leftarrow A + B, C \leftarrow C_{out}$
- $T_3:$ Shift right $CAQ, C \leftarrow 0$

(b) Control state diagram